Abstract-State-of-the-art low-power-level metal-oxidesemiconductor field-effect transistor (MOSFET)-based transformerless photovoltaic (PV) inverters can achieve high efficiency by using latest super junction MOSFETs. However, these MOSFET-based inverter topologies suffer from one or more of these drawbacks: MOSFET failure risk from body diode reverse recovery, increased conduction losses due to more devices, or low magnetics utilization. By splitting the conventional MOSFETbased phase leg with an optimized inductor, this paper proposes a novel MOSFET-based phase leg configuration to minimize these drawbacks. Based on the proposed phase leg configuration, a high efficiency single-phase MOSFET transformerless inverter is presented for the PV microinverter applications. The pulsewidth modulation (PWM) modulation and circuit operation principle are then described. The common-mode and differential-mode voltage model is then presented and analyzed for circuit design. Experimental results of a 250 W hardware prototype are shown to demonstrate the merits of the proposed transformerless inverter on nonisolated two-stage PV microinverter application.
order to achieve high system efficiency and minimize the system common-mode (CM) voltage, the secondary stage of the nonisolated PV microinverter requires a high efficiency transformerless inverter, which is the concentration of this paper.
A. State-of-the-Art Transformerless PV Inverters
In recent years, there have been quite a few new transformerless PV inverters topologies [1] - [5] , which eliminate traditional line frequency transformers to achieve lower cost and higher efficiency, and maintain lower leakage current as well. For highpower-level transformerless inverters, most of them adopt neutral point clamp (NPC) or T-type three-level inverter topologies, which require high dc-bus voltage and are not suitable for lowpower PV inverter application [7] - [10] . For the lower power level transformerless inverters, most of the innovative topologies use super junction metal-oxide-semiconductor field-effect transistor (MOSFET) to boost efficiency [1] - [5] . With super junction MOSFETs, the conduction and switching losses are lowered. However, with the poor reverse recovery from MOS-FET's slow body diode, MOSFET-based phase legs will have a risk of device failure, which is related to high dv/dt, di/dt and phase-leg shoot through from gating voltage false trigging on. In the following, state-of-the-art MOSFET-based transformerless inverter topologies will be reviewed and discussed according to their circuit topology, efficiency, MOSFET failure possibility from body diode reverse recovery, and magnetics utilization.
The first and most influential one is the Highly Efficient and Reliable Concept (HERIC) inverter topology [11] . As shown in Fig. 2 , this circuit uses ac switches S 5 /D 5 (or S 6 /D 6 ) to decouple the PV panel from the grid during the current freewheeling period to reduce the CM voltage. Topology 2 in Fig. 3 uses one active switch and four diodes to replace the two active switches at the cost of higher conduction loss on freewheeling diodes [12] . Both of these two topologies have simple structure with low conduction and switching losses, but device failure risk exists in phase leg when MOSFETs are adopted. Using MOSFETs in H bridge (S 1 toS 4 ) for these topologies are prevented for commercial products. Commercial products obtains 97.8% peak efficiency for 5 kW inverter by using insulated gate bipolar transistor (IGBT) in HERIC topology [13] . Reference [14] uses the SiC-JFET to achieved 99% peak efficiency; however, it suffers from the high cost of devices.
As shown in Fig. 4 , H5 topology of SMA [15] , which only needs three MOSFETs and two IGBTs, decouples the PV panel from grid with two middle IGBTs during the current freewheeling period. The MOSFET failure risk from body diode reverse recovery is eliminated by splitting MOSFET phase leg with two IGBTs. However, the conduction loss will be a little higher than HERIC topology due to the three devices that are in the conduction loop and fixed voltage drop of IGBTs. This topology achieves 98.6% peak efficiency and 98% California Energy Commission (CEC) efficiency in commercial product SunnyBoy-8000-US-TL [16] .
As shown in Fig. 5 , H6 Topology uses MOSFETs to decrease the conduction loss of IGBTs in H5 topology by splitting S 5 of H5 topology into two MOSFETs [5] . This patent-free topology achieves 98.1% CEC efficiency under 300 W condition, but needs one more active switch compared with H5 topology and also has 3 devices in the conduction loop.
As shown in Fig. 6 , reference [17] splits S 5 of H5 topology into S 5 and S 6 in series and operates them in high-frequency switching, S 1 −S 4 in line grid line frequency switching. Drawbacks of this inverter are higher conduction loss from four devices in conduction loop. By switching S 1 −S 4 in high frequency, Yang et al. [18] introduced a double-frequency modulation method, which can reduce the output filter at the cost of increasing switching loss. Drawbacks of this inverter are more switching loss and more conduction loss (four devices in a conduction loop).
As shown in Fig. 7 , topology 6, which has similar modulation method with topology 5, operates S 5 and S 6 in high frequency and S 1 to S 4 in lower frequency. With proper operation of S 5 and S 6 in response to different input voltage level, system switching loss could be optimized. This method is adopted in the commercial product of StecaGrid series PV inverter and obtains 98% peak efficiency and 97.5% CEC efficiency [19] . The drawbacks of this topology are still too many switches and high conduction loss (four devices in conduction loop).
Another reversed dual boost inverter [20] , which is patented by SMA, uses hybrid unipolar modulation (S 1 and S 2 in highfrequency and S 3 and S 4 in low-frequency switching), and achieves 99% peak efficiency [21] . As shown in Fig. 8 , the two filter inductors (L i1 and L i2 ) only conduct positive or negative current for the half of line cycle, and the switches S 3 and S 4 need to be connected to the grid directly for low CM voltage. This inverter pays for its extra high efficiency with 50% magnetic utilization and shoot through risk of the grid voltage by S 3 and S 4 .
B. High-Reliability MOSFET Inverter Topology
The dual buck inverter [22] , which is patented by Xantrex Technology Inc, provides another way for high-reliability and high-efficiency MOSFET inverter design. As shown in Fig. 9 , the dual buck inverter uses four output filter inductors to split the MOSFET phase legs and also needs to use bipolar modulation to minimize the CM voltage for a transformerless inverter application [23] , [24] . Thus, this inverter pays for its high reliability with lower efficiency and 50% magnetic utilization.
Gu et al. [25] present a 99% CEC efficiency and highreliability transformerless PV inverter, which is shown in Fig. 10 . Similar to the dual buck inverter, this topology also splits the MOSFET phase legs with filter inductors, but with a pair of ac switches, this inverter can work with the unipolar pulsewidth modulation (PWM) to improve system efficiency. Due to each filter inductor only conducting half-line cycle current, the high efficiency and high reliability come at the cost of only 50% magnetic utilization.
In summary, state-of-the-art MOSFET transformerless inverters have tradeoffs in one or more of the following: MOSFET body diode reverse recovery risk, increased conduction losses due to more devices, and low magnetic utilization. In Section II of this paper, based on a novel MOSFET phase leg, a high efficiency and high magnetics utilization transformerless inverter without MOSFET body diode reverse recovery risk will be proposed. PWM modulation and operating modes of the proposed transformerless inverter will be presented in Section III. Differential-mode (DM) and CM voltage model will be presented and analyzed in Section IV to minimize the CM voltage. Component selection and loss calculation will be presented in Section V. Experimental result and tested efficiency will be shown in Section VI.
II. PROPOSED TRANSFORMERLESS INVERTER

A. Proposed MOSFET-Based Phase Leg
Traditional MOSFET-based phase leg has a risk of MOSFET failure, which is related to high dv/dt, high di/dt, overvoltage of gating voltage, and phase leg shoot through by false trigging on during the body diode reverse recovery and is normally not suggested for high-voltage hard-switching applications [26] - [29] . Fig. 11(a) shows the traditional MOSFET phase leg. By splitting the MOSFET phase legs with IGBTs, as shown in Fig. 11(b) , H5 inverter and other similar topologies minimize the MOSFET body diode reverse recovery issues. However, this method introduces another voltage drop in the conduction loop. As shown in Fig. 11(c) , by splitting the MOSFET phase leg into independent buck converters and boost converters with filter inductors, dual buck inverter disables the MOSFET body diodes. However, the magnetics are only 50% utilized.
Considering the MOSFET body diode reverse recovery risk in Fig. 11 (a), additional IGBTs conduction loss in Fig. 11 (b), and 50% magnetics utilization in Fig. 11 (c), an improved circuit is proposed in Fig. 11 (d). The basic idea of the proposed method is splitting the traditional MOSFET phase leg with a small phase-leg splitting inductor, which serves two functions: the first function is disabling the MOSFET body diode by splitting the phase leg into an independent buck converter and boost converter under normal working conditions, and the second function is protecting MOSFETs by minimizing the di/dt and dv/dt even when an unexpected MOSFET body diode reverse recovery happens under abnormal conditions [30] . The design of this phase-leg splitting inductor will be based on when MOSFET body diodes have reverse recovery under abnormal conditions, which can be output current is not well controlled in phase with grid voltage or sudden disturbance from grid side or dc input side.
In order to verify the proposed MOSFET-based phase leg circuit under MOSFET body diode reverse recovery, two simulations are done in the SIMetrix by using the PSpice model of IPB60R099C6 [31] . The simulation adopts the double pulse method for device testing [32] , which is shown in Fig. 12 . The dc voltage is 380 V, the inductor value is 4.5 mH, and the gating resistor is 4 Ω. In order to study the di/dt effect on gating voltage, a 5 nH common source inductance L CSI , which comes from the device lead and the printed circuit board trace, is introduced in the circuit [33] , [34] . By turning on the bottom MOSFET, the inductor current will be charged to about 0.7 A. Then by turning off the bottom MOSFET, the inductor current will be forced to conduct through the top MOSFET's body diode. When the bottom MOSFET is turned on again, the top MOSFET's body diode will have a forced reverse recovery.
The first simulation uses the phase leg shown in Fig. 11 (a) to study the MOSFET body diode reverse recovery effect. The waveforms during the forced reverse recovery are shown in Fig. 13(a) . The peak reverse recovery current is about 27.5 A under 0.7 A load current condition, and the di/dt of the recovery current is more than 1000 A/μs. Both gate voltages see more than 40 V, and both top and bottom MOSFETs experience false turn on and turn off, respectively. In this case, MOSFET failure will happen.
The second simulation uses the proposed phase leg with added phase-leg splitting inductor shown in Fig. 11(d) . With a 38 μH inductor, the di/dt of the reverse current is only 10 A/μs, and the peak reverse recovery current is less than 2.8 A under the same 0.7 A load current condition, as shown in Fig. 13(b) . The false turn on and shoot through failure are avoided in this case. The selection criteria of phase-leg splitting inductor will be discussed in Section V-A.
B. Proposed Transformerless Inverter with Proposed Phase Leg
Based on the proposed MOSFET phase leg method in Fig. 11(d) , this paper proposes a novel high efficiency MOSFET transformerless inverter. The diagram of proposed transformerless inverter with separated magnetics and integrated magnetics are shown in Fig. 14(a) and (b), respectively.
, and L o1 make up one proposed phase leg and 4 , and L o4 make up another proposed phase leg; The phase-leg splitting inductors L o1 and L o4 have 50% utilization, but the filter inductors L o2 and L o3 have full utilization (will be shown in Section III). As discussed in Section II-A, the phase-leg splitting inductors L o1 and L o4 are only designed for di/dt suppression with a value much smaller than the filter inductance. In this paper, the total inductance of phase-leg splitting inductor is 86 μH, and the filter inductors L o2 and L o3 are 4.7 mH (will be shown in Section V-A). So even though the phase-leg splitting inductors only have 50% utilization, the overall inductance utilization is over 98%. Compared with inverter topologies in Figs. 8-10 whose magnetics only have 50% utilization, the proposed inverter almost achieves almost full utilization of magnetics. Thus, the cost and volume of magnetics can almost be reduced by half. In addition, the proposed inverter still does not need PWM dead-time, only has two devices in the conduction loss, and has no risk from reverse recovery of MOSFET body diodes. and the output signals are used to drive devices S 2 and S 3 , which are switched simultaneously in high frequency; S 6 is turned on and operates as a polarity selection in grid line frequency. As one MOSFET is switching in high frequency, the other complimentary MOSFET in phase leg is in off state, so all PWM signals do not need dead time. This means duty cycle utilization is 100%. Fig. 17 shows the four operating modes in one grid cycle for the proposed inverter. In the positive half-line grid cycle, S 1 and S 4 are switched synchronously in high-frequency PWM modulation; S 5 is turned on. As shown in Fig. 17(a) , when S 1 and S 4 are turned on, D 5 is reverse-biased, the output current goes through S 1 and S 4 . As shown in Fig. 17(b) , when S 1 and S 4 are turned off, D 5 is forward-biased and the freewheeling current goes through S 5 and D 5 . In the positive half-line cycle, both filter and phase-leg splitting inductors conduct current.
III. PWM METHOD AND OPERATING MODES
Similarly, in the negative half-line cycle, S 2 and S 3 are switched synchronously in the high-frequency PWM modulation; S 6 is turned on. As shown in Fig. 17(c) , when S 2 and S 3 are turned on, D 6 is reverse-biased, the output current goes through S 2 and S 3 . As shown in Fig. 17(d) , when S 2 and S 3 are turned off, D 6 is forward-biased and the freewheeling current goes through S 6 and D 6 . In the negative half-line cycle, phase-leg splitting inductors do not need to conduct. Therefore, the phase-leg splitting inductors have 50% utilization, but filter inductors are fully utilized.
IV. COMMON MODE AND DM VOLTAGE ANALYSIS
In the transformerless PV inverter system, a galvanic connection between the ground of the grid and the PV array exists. The PV mental frame is normally grounded. If the high-frequency CM voltage and DM voltage are not well controlled, a highfrequency leakage current will go to the ground through the parasitic capacitance of PV array (C G −PV ), which is formed between the PV array terminals and the frame [35] - [40] . The requirements for limiting ground loop leakage current and fault current can be referred to VDE0126-1-1 [41] , [42] .
The system diagram of the proposed transformerless PV inverter with electromagnetic interference (EMI) filters and parasitic components is shown in Fig. 18 . This paper will analyze DM and CM voltage between the ground of grid (point E in Fig. 18 ) and the PV cells (point G in Fig. 18 ), which will be referred as V E G . Z g represent other parasitic CM impedance; C f is the differential capacitor; L CM is the CM inductor; C Y 1 and C Y 2 are the CM capacitors. The voltage V E G not only depends on the CM and DM voltage in the circuit but also depends on the inverter operating modes and the component parameters.
During the positive half cycle, the output terminals of the switch phase legs are V 1 and V 4 , respectively. The diagram of the simplified circuit with CM and DM model during the positive half-line grid cycle is shown in Fig. 19 .
When S 1 and S 4 are turned on, V 1 equals to V dc , V 4 equals to zero if G is set as zero reference. According to the definition of CM voltage and DM voltage, the CM and DM voltages in the positive half cycle are
As shown in Fig. 19 , the voltage V E G has three components. The first one is from the DM voltage of the switch phase legs, the second one is from the DM voltage of the grid voltage V ac , and the third one is from the CM voltage of the switch phase legs. The voltage V E G in the positive line cycle with switches on is given as shown
As shown in Fig. 17(b) , in the positive half-line grid cycle, when S 1 and S 4 are turned off, the free-wheeling current goes through S 5 and D 5 . The CM and DM voltages in the circuit are
The voltage V E G in the positive line cycle with switches S 1 and S 4 off is given as shown
During the negative half cycle, the output terminals of switch phase legs are V 2 and V 3 , respectively. The diagram of the simplified circuit with CM and DM model during the negative half-line grid cycle is shown in Fig. 20 . When S 2 and S 3 are turned on, V 3 equals to V dc , V 2 equals to zero if G is set as zero reference.
When the S 2 and S 3 are turned on, the CM and DM voltage are
The voltage V E G in the negative line cycle with switches S 2 and S 3 on is given as shown
As shown in Fig. 17(d) , in the negative half-line grid cycle, when S 2 and S 3 are turned off, the free-wheeling current goes through S 6 and D 6 . The CM and DM voltages in the circuit are
The voltage V E G in the negative line cycle with switches S 2 and S 3 off is given as shown
In the proposed inverter, if the inductance L o2 and L o3 have the same value and L o1 and L o4 have the same value, V E G comes out to be the same in four different operating modes according to (3) , (6), (9), and (12), that is
If the phase-leg splitting inductors (L o1 and L o4 ) or filter inductors (L o2 and L o3 ) are not symmetrically designed, the DM and CM voltages will bring high-frequency voltage to V E G . In order to minimize the high-frequency leakage current, L o2 and L o3 are designed with one coupled inductor, L o1 and L o4 are designed with another coupled inductor, which allows a better matching between L o2 and L o3 and between L o1 and L o4 . As a result, the voltage V E G will be a line frequency sinusoidal voltage with a dc offset, which is shown in (13) . The experimental V E G waveform will be shown in Section VI, which should verify the validity of the analysis in this section.
V. COMPONENT SELECTION AND LOSS ANALYSIS
A. Output LC Filter Design 1) Filter Inductor:
The output filter of this inverter design is based on the maximum ripple current. As shown in (14) , the maximum ripple current is usually designed to be around 10% to 30% of rated current, which is about 1.04 A (1.47 A peak value) for 240 V output voltage and 250 W rated output power. The ripple current is a function of dc voltage, ac grid voltage, filter inductor value, and PWM turn on time, which is presented in (15) Δi ripple−max ≤ (10% ∼ 30%) · I rated (14)
The proposed inverter is designed to work at 30 kHz switching frequency, and the inverter output filter inductor is designed to have 25% maximum current ripple, which is 0.37 A. The maximum current ripple happens at duty cycles equals to 0.5. Through (15) , the output filter inductance is calculated to be 4.3 mH. RM 14 low profile magnetic cores with N95 ferrite material from EPCOS are selected for the output filter [43] . Proper gap l gap is used to prevent the maximum flux density B max from saturating under the maximum current condition. The relationship of maximum flux density with turns N, maximum current I max , and gap is shown in (16) . The relationship between inductance value L filter and gap distance is shown in (17) . Finally, 4.7 mH inductance is achieved through 91 turns, which can achieve 23% maximum current ripple
2) Filter Capacitor: The filter capacitor design is based on the cutoff frequency of the output filter, which is usually around 10% to 20% of the switching frequency, the selection of filter capacitor can follow (18) . The 0.47 μF capacitor is selected as the output filter capacitor for the 30 kHz switching frequency in proposed inverter, which achieves 3.4 kHz cutoff frequency with the filter inductor
3) Phase-Leg Splitting Inductor: As mentioned in the Section II, the design of phase-leg splitting inductor L 01 and L 04 should be based on the worst condition. The worst condition is when the top MOSFET S 1 and bottom MOSFET S 2 have a hard commutation through L 01 .
The design criterion of phase-leg splitting inductor is mainly to set the limit of the di/dt for the MOSFET body diode reverse recovery current under abnormal conditions to avoid false turn on and partial shoot through. For the selected MOSFET IPB60R099C6 [31] , as shown in Fig. 13(b) , the gate plateau voltage is around 5.4 V, therefore, the phase-leg splitting inductor should be large enough to ensure the gating spike or noise voltage well below the plateau voltage. In this paper, a peak gating voltage of 2.7 V is selected as the design target for 100% margin. To achieve this target, one can perform the circuit simulation with actual device model or through try-and-error experiments. This paper uses PSpice model of IPB60R099C6 in SIMetrix circuit simulator with the double pulse simulation to determine the di/dt that limits the peak gating spike or noise voltage to below 2.7 V. Simulation results in Fig. 13(b) indicate that di/dt should be less than 10 A/μs to achieve the design target. Thus, the minimum value of phase-leg splitting inductor L min can be formulated as follows:
With 10 A/μs as the maximum di/dt limit, the minimum inductor comes out to be 38 μH for 380 Vdc through (20) . The final implementation adopts two molypermalloy powder cores (#55035) in stack, which yields 43 μH inductance with 16 turns for each phase-lag splitting inductor.
B. MOSFETs and Diodes Selection
During the normal condition, four diodes D 1 to D 4 only serve as the clamping diodes and they do not conduct current. MURA160T3G (600 V, 2 A; surface mount package DO-214) is chosen for these clamping diodes. Diodes D 5 and D 6 need to conduct the freewheeling current and withstand the hard commutating when S 1 −S 4 (or S 2 and S 3 ) are turned on. C3 D 1 0060G (600 V, SiC diode), which has no reverse recovery loss during C3D10060G switching, is chosen for D 5 and D 6 . For all main devices, S 1 −S 6 , IPB60R099C6 is selected.
C. Power Loss Calculation
The losses in the power circuit can be divided into the conduction loss (power device conduction loss and inductor conduction loss), switching loss, and inductor core loss.
1) Conduction Loss:
The voltage drop of MOSFETs can be simplified as a channel resistor, the voltage drop of diodes can be simplified as a voltage source series with a channel resistor, which are shown in (21) and (22), respectively
For the positive half cycle, the duty cycle of S 1 and S 4 can be expressed as (23) . The duty cycle of the MOSFET S 5 can be expressed as (24) . The power losses on S 2 , S 3 , and S 6 in the negative half cycle are the same due to the symmetric operation modes
Assuming the output current is in phase with the duty cycle, which means the pure active generation condition, the output current can be expressed as
The current in the power device is PWM current, whose conduction time depends on the duty cycle condition. All the power devices will only work for half of the line cycle, the conduction losses on high-frequency MOSFETs (S 1 toS 4 ), line frequency MOSFETs (S 5 , S 6 ), and freewheeling Diodes (D 5 , D 6 ) are given in (26) , (27) , and (28) . The total conduction loss of all devices is given in (29) P H igh Frequ en cy M O SF E T = 1 2π
(26)
(27)
(28)
The conduction loss in the inductor can be divided in to the line frequency current conduction loss which is related to the dc resistance R L dc , and the switching frequency current ripple conduction loss which is related to the switching frequency ac resistance R L ac . The total conduction losses are
2) Switching Loss: The hard commutating device is the SiC diode when MOSFET is turned on, so there is no reverse recovery loss. The switching losses of the high-frequency MOSFETs (S 1 toS 4 ) only have the voltage and current overlap losses and the gating charge losses [44] , which can be estimated through (31) and (32) respectively
The power losses of D 5 and D 6 only have capacitor charging and discharging losses [44] , which can be estimated through
3) Core Loss: Due to the gap in the ferrite core, the first step of the core loss calculation is calculating the ac flux swing The second step is calculating the core loss density P L . The core loss density is a function of the ac flux swing and frequency. It can be approximated from the core loss charts or the curve fit loss (35) (a, b, and c are constants determined from curve fitting)
EPCOS's N95 ferrite materials provides the chart of relative core losses versus ac field flux density [43] . Then the core loss can be calculated though core cross section A e and core magnetic path length I e P core = P L · I e · A e .
As the CEC efficiency is weighted efficiency calculated at 10%, 20%, 30%, 50%, 75%, and 100% of the full power level [25] . The power losses of the proposed inverter are calculated at 10%, 20%, 30%, 50%, 75%, and 100% of the full power level at 250 W, and individual power losses under different power levels are shown in the Fig. 21 . The calculated total loss under different power levels and related system efficiency are shown in Fig. 22 .
VI. EXPERIMENTAL RESULTS
A 250 W microinverter hardware prototype with 380 V dc input and 240 V ac output has been designed, fabricated and tested in the two stage nonisolated microinverter to verify the validity of the proposed high efficiency MOSFET transformerless inverter. The prototype of the two-stage nonisolated microinverter is shown in Fig. 23 , which can be divided into the high boost ratio nonisolated dc-dc converter and the proposed transformerless inverter.
As shown in Fig. 17 , Phase-leg splitting inductors only conduct in positive half-line cycle and have 50% utilization, but filter inductors have full utilization. Compared with filter inductors, the phase-leg splitting inductors are much smaller. The output filter inductor is 4.7 mH with the weight 90 g, the phaseleg splitting inductor is 0.086 mH in total with the weight 4 g. Compared with transformerless MOSFET inverter topologies in Figs. 8-10 [21] , [22] , [25] , which only have 50% utilization of magnetics, the proposed transformerless MOSFET inverter has 98% utilization of inductance value and 96% utilization of weight.
The output voltage and current waveforms of the proposed inverter are shown in Fig. 24 . As there is no dead-time requirement for each PWM switching cycle, the proposed inverter has no duty cycle loss, which means 340 V dc bus can almost generate 240 V ac sinusoid voltage. Fig. 25 shows the gating signals for all switches. In the positive half cycle, S 1 and S 4 are switched simultaneously in highfrequency PWM and S 5 is always on; other switches are always off. In the negative half cycle S 2 and S 3 are switched simultaneously in high-frequency PWM and S 6 is always on; other switches are always off.
As shown in Fig. 26 , the splitting inductors L 01 and L 04 only conduct current in the positive half cycle. The voltage between dc bus negative G and ac grid ground E (V E G ) is shown in Fig. 27 , which has a 60 Hz grid voltage component and a dc bias component. The waveform of V E G matches well with the calculation results in the (12) . This indicates nearly zero high- frequency voltage on the PV parasitic capacitor, which means minimized leakage current.
In the experiment, YOKOGAWA WT1600 digital power meter is used to measure voltages, currents, and efficiency. The test efficiency and the calculated efficiency of proposed inverter are shown in Fig. 28 , which shows 99.01% peak efficiency at full load 250 W. The CEC efficiency is a weighted efficiency calculated at 10%, 20%, 30%, 50%, 75%, and 100% of the full power level [25] . The overall CEC efficiency of proposed inverter is 98.8%, which is calculated through η CEC = 0.04η 10% + 0.05η 20% + 0.12η 30% + 0.21η 50% + 0.53η 75% + 0.05η 100% (37) VII. CONCLUSION This paper proposes a MOSFET transformerless inverter with a novel MOSFET-based phase leg, which achieves: 1) high efficiency by using super junction MOSFETs and SiC diodes; 2) minimized risks from the MOSFET phase leg by splitting the MOSFET phase leg with optimized inductor and minimizing the di/dt from MOSFET body diode reverse recovery; 3) high magnetics utilization compared with previous high efficiency MOSFET transformerless inverters in [21] , [22] , [25] , which only have 50% magnetics utilization. The proposed transformerless inverter has no dead-time requirement, simple PWM modulation for implementation, and minimized high-frequency CM issue. A 250 W hardware prototype has been designed, fabricated, and tested in two-stage nonisolated microinverter application. Experimental results demonstrate that the proposed MOSFET transformerless inverter achieves 99.01% peak efficiency at full load condition and 98.8% CEC efficiency and also achieves around 98% magnetic utilization. Due to the advantages of high efficiency, low CM voltage, and improved magnetic utilization, the proposed topology is attractive for two-stage nonisolated PV microinverter applications and transformerless string inverter applications.
